
Micrel, Inc.
KSZ8841-PMQL
October 2007
28
M9999-100407-1.5
The following table shows the TDES2 register bit fields.
Bit
Description
31 - 0
Buffer Address
Indicates the physical memory address of the buffer.
There is no limitation on the transmit buffer address alignment.
The following table shows the TDES3 register bit fields.
Bit
Description
31 - 0
Next Descriptor Address
Indicates the physical memory address of the next descriptor in the descriptor ring.
The buffer address must be Word aligned.
PCI Configuration Registers
The KSZ8841-PMQL implements 12 configuration registers. These registers are described in the following subsections.
The KSZ8841-PMQL enables a full software-driven initialization and configuration. This allows the software to identify
and query the KSZ8841-PMQL. The KSZ8841-PMQL treats configuration space write operations to registers that are
reserved as no-ops. That is, the access completes normally on the bus and the data is discarded. Read accesses, to
reserved or unimplemented registers, complete normally and a data value of 0 is returned.
Software reset has no effect on the configuration registers. Hardware reset sets the configuration registers to their
default values.
Configuration Register
Identifier
I/O Address Offset
Default
Identification
CFID
0x00
0x884116C6
Command and Status
CFCS
0x04
0x02*00000
Revision
CFRV
0x08
0x02000010
Latency Timer
CFLT
0x0C
0x00000000
Base Memory Address
CBMA
0x10
0x00000000
Reserved
–
0x14-28
0x00000000
Subsystem ID
CSID
0x2C
0x********
Capabilities Pointer
CCAP
0x34
0x********
Reserved
–
0x38
0x00000000
Interrupt
CFIT
0x3C
0x28140100
Reserved
–
0x40-4C
0x00000000
Capability ID
CCID
0x50
0x***20001
Power Management
Control and Status
CPMC
0x54
0x00000000